



#4

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Attorney Docket No. 035905/0104

In re patent application of

Thomas H. LEE et al.

Serial No. 09/927,648

Art Unit: 2818

Filed: August 13, 2001

Examiner: Unassigned

For: DENSE ARRAYS AND CHARGE STORAGE DEVICES, AND  
METHODS FOR MAKING SAME

**PRELIMINARY AMENDMENT**

Commissioner for Patents  
Washington, D.C. 20231

Sir:

Prior to the first Office Action on the merits, please amend the application  
as follows:

In the Specification:

Please amend Page 1 of the specification by replacing the first paragraph after the  
Title with the following paragraph:

This application is a continuation-in-part of U.S. Application Serial Number  
09/801,233, filed on March 6, 2001, which is a continuation-in-part of U.S.  
Application Serial Number 09/745,125, filed on December 21, 2000, both of  
which are incorporated by reference in their entirety. This application is also a  
continuation-in-part of U.S. Application Serial Number 09/639,579 filed on  
August 14, 2000, which is incorporated by reference in its entirety. This  
application is also a continuation-in-part of U.S. Application Serial Number  
09/639,702 filed on August 14, 2000, which is incorporated by reference in its

0927648-1104  
TOTTENHAM 84922650



entirety. This application is also a continuation-in-part of U.S. Application Serial Number 09/639,749 filed on August 17, 2000, which is incorporated by reference in its entirety. This application also claims benefit of priority of provisional application 60/279,855 filed on March 28, 2001, which is incorporated by reference in its entirety.

SCANNED, # 1



**REMARKS**

The Preliminary Amendment is submitted to correct the filing dates of two priority applications Serial Number 09/745,125 and 09/637,749 provided on page 1, paragraph 1 of the application, such that these filing dates correspond to the filing dates officially granted to these priority applications by the USPTO. The corrected filing dates of these two priority applications also correspond to the filing dates noted for these applications on the Filing Receipt mailed September 14, 2001.

Should there be any questions concerning this application, the Examiner is invited to contact the undersigned at the number listed below.

Respectfully submitted,

11/14/01  
Date

   
Leon Radomsky  
Reg. No. 4,445

FOLEY & LARDNER  
Suite 500, 3000 K Street, N.W.  
Washington, D.C. 20007-5109  
Phone: (202) 672-5300  
Fax: (202) 672-5399

THE COMMISSIONER IS HEREBY AUTHORIZED TO CHARGE ANY DEFICIENCY OR CREDIT ANY OVERPAYMENT TO DEPOSIT ACCOUNT NO. 19-0741.

SCANNED, # 2



**Redlined Version of the Amendment to Show Changes Made**

This application is a continuation-in-part of U.S. Application Serial Number 09/801,233, filed on March 6, 2001, which is a continuation-in-part of U.S. Application Serial Number 09/745,125, filed on December 21 [22], 2000, both of which are incorporated by reference in their entirety. This application is also a continuation-in-part of U.S. Application Serial Number 09/639,579 filed on August 14, 2000, which is incorporated by reference in its entirety. This application is also a continuation-in-part of U.S. Application Serial Number 09/639,702 filed on August 14, 2000, which is incorporated by reference in its entirety. This application is also a continuation-in-part of U.S. Application Serial Number 09/639,749 filed on August 17 [14], 2000, which is incorporated by reference in its entirety. This application also claims benefit of priority of provisional application 60/279,855 filed on March 28, 2000 which is incorporated by reference in its entirety.

SCANNED, # 2



Year	1955	1956	1957	1958	1959	1960	1961	1962	1963	1964	1965	1966	1967	1968	1969	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100
1955	1956	1957	1958	1959	1960	1961	1962	1963	1964	1965	1966	1967	1968	1969	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100	






FIG. 6




FIG. 7






FIG. 8B




FIG. 8A




FIG. 9B




FIG. 9A




FIG. 10A

FIG. 10B

FIG. 10C




FIG. 10D

FIG. 10E




FIG. 11A




FIG. 11B




FIG. 11C




FIG. 12A




FIG. 12B




FIG. 13A




FIG. 13B




FIG. 14A




FIG. 14B




FIG. 15B




FIG. 15A




FIG. 16B




FIG. 16A



FIG. 17A




FIG. 17B




FIG. 18B




FIG. 17A




FIG. 18A




FIG. 19B




FIG. 20B




FIG. 19A




FIG. 20A




FIG. 21B




FIG. 21A

FIG. 21A - 1349/2650




FIG. 22B




FIG. 22A






FIG. 24

**FIG. 26**




FIG. 27A




FIG. 27B




FIG. 28



FIG. 29A





FIG. 29B




FIG. 30




FIG. 31

FIG. 32




FIG. 32




FIG. 33






FIG. 34


**FIG. 35**




**FIG. 36**



**FIG. 37**




**FIG. 38**




This cross-sectional view illustrates a semiconductor device. A substrate 4003 is covered by an inter-level oxide layer 4017. On top of the oxide, there are several conductive layers. A 1st GATE ELECTRODE 4007 is shown, with a 1st GATE ELECTRODE 4009 below it. An OXIDE SPACER 4021 is located between the gate electrodes. TiSi2 IN BIT LINES 4023 are shown on the right side. The device also includes a 4009 layer, a 4023 layer, and a 4025 layer. The inter-level oxide 4017 is shown in two locations, and a 4019 layer is also indicated.

This cross-sectional view illustrates a semiconductor device structure. The top layer is the **1st GATE ELECTRODE** (4009), which is separated by an **OXIDE SPACER** (4013). The gate stack is composed of **OXIDE FILLING** (4021) and **TiSi<sub>2</sub> IN BIT LINES** (4023). The bit lines are formed on the **INTER-LEVEL OXIDE** (4003) layer. The bit lines are labeled 4027 and 4013. The gate stack is labeled 4025. The bit lines are labeled 4019, 4017, and 4023. The inter-level oxide is labeled 4007.

**FIG. 41**




**FIG. 42**





**FIG. 43**



**FIG. 44**




FIG. 45





FIG. 46



**FIG. 47**




FIG. 48A




FIG. 48B




FIG. 48C




FIG. 49A




FIG. 49B






FIG. 49C



**FIG. 50**



**FIG. 51**




FIG. 52




FIG. 53






FIG. 54






**FIG. 55**



**FIG. 56**



**FIG. 57**




FIG. 58






FIG. 59




This cross-sectional view illustrates a semiconductor device structure. A top layer, labeled 4609, is shown above a control gate structure. The control gate is labeled 4637 and 4635. Below the control gate, there is a layer of HDP oxide, labeled 4633. Underneath the HDP oxide, there is a layer of poly-silicon active area, labeled 4607 and 4605. The poly-silicon active area is shown with a dashed line indicating its profile. The HDP oxide layer is shown with a solid line indicating its profile. The control gate is shown with a solid line indicating its profile. The top layer 4609 is shown with a solid line indicating its profile. The labels 4617 and 4619 are also present at the bottom of the diagram.

This cross-sectional view shows a semiconductor device with a **Poly-Si ACTIVE AREA** at the base. Above this, there are **HDP OXIDE** regions and a **CONTROL GATE**. The structure is labeled with reference numerals: 4612 points to the HDP OXIDE and the top of the control gate; 4609 points to the control gate; 4606 points to the Poly-Si ACTIVE AREA; 4605 points to the bottom of the Poly-Si ACTIVE AREA; 4617 and 4619 point to the bottom of the HDP OXIDE regions. A bracket labeled 4641 groups the top layers.

FIG. 62



**FIG. 63**



**FIG. 64**




FIG. 65





FIG. 66








FIG. 68






FIG. 70




FIG. 71




FIG. 72




FIG. 73




FIG. 74




FIG. 75






FIG. 76




FIG. 77




FIG. 80




FIG. 78




FIG. 79




FIG. 81A




FIG. 81B




FIG. 81C




FIG. 81D




FIG. 81E




FIG. 81F




FIG. 81G







FIG. 81H



**FIG. 82A**



**FIG. 82B**



**FIG. 82C**




FIG. 82D




FIG. 82E




FIG. 82F






FIG. 82G




FIG. 82H




FIG. 82I




FIG. 83A





FIG. 83B



[illegible]

Title: DENSE ARRAYS AND CHARGE STORAGE  
DEVICES, AND METHODS FOR MAKING SAME

Inventor(s): Thomas H. LEE et al.

Appl. No.: 09/927,648

Page 64 of 85

FIG. 85




FIG. 86A




FIG. 86B




FIG. 86C





FIG. 86D








FIG. 86G




FIG. 86H




FIG. 86I




FIG. 86J




FIG. 87




FIG. 88A




FIG. 88B




FIG. 88C




FIG. 88D




FIG. 89





FIG. 90



5361







FIG. 92



**FIG. 93**




FIG. 94A




FIG. 94B




FIG. 94C




FIG. 94D




FIG. 94E




FIG. 94F




FIG. 94G




FIG. 94H






FIG. 95




09/927,648 11/01


**FIG. 96**  
(PRIOR ART)




**FIG. 97**  
(PRIOR ART)



**FIG. 98**  
(PRIOR ART)




**FIG. 99**  
(PRIOR ART)





**FIG. 100**  
(PRIOR ART)



**FIG. 101**  
(PRIOR ART)

